Printer friendly
New search features  |  Acronym Blog
Google Toolbar button
Add to Google Home Page
Add Acronym Finder search to IE7
Free tools

Acronym Finder logo: click for home page
abbreviation to define
  

Examples: NFL, NASA, PSP, HIPAA, random
Word(s) in meaning: chat  "global warming"
Postal codes: USA: 81657, Canada: T5A 0A7

Save this page to del.icio.us  Save this page to Yahoo  Stumble It!  Digg this!  submit to Reddit  post to Facebook  add to Google Personal Home Page  add to your favorites/bookmarks

What does TLB stand for?

Translation Lookaside Buffer


Suggest new definition

This definition appears very rarely and is found in the following Acronym Finder categories:

  • Information technology (IT) and computers

See other meanings of TLB

Other Resources:

Link/Page Citation...

<< PreviousAbbreviation Database SurferNext >>
Thread Local Buffer
Tie Line (Class) B
Tie Line Biased
Time-Life Books
Toilette à Litière Biomaîtrisée (French: Biocontrolled Toilet Litter)
Top Level Budget
Tournament Leader Board
Tout Le Bois (French)
Tractor-Loader-Backhoe
Trailer Launched Bridge
Transmit Load Balancing (Hp)
Transport Licensing Board
Transport Load Builder
True Last Boss (video gaming)
True Launch Bar (software)
Type Library (file extension)
Typical Liberal Behavior
Taihu Lake Basin Authority (China)
Taller Laboral Bolivariano AGUAPANE
Tax Legal and Business Advisory



Samples in periodicals archive:
Based on the MIPS32 4KEc micro-architecture, which provides a powerful Linux and Java engine and improved performance for the Android platform, the core has a full cache controller and translation lookaside buffer (TLB) memory management unit (MMU).
Very large page support allows entire regions of virtual memory to be mapped with a single translation lookaside buffer (TLB) entry allowing, for example, network applications to map and protect an entire memory resident database.
5 mm2 (depending on core options) -- 0-64KB writeback data cache and 0-64KB instruction cache -- Enhanced JTAG (EJTAG) with PC and data trace support for easy debugging -- Upward compatible with MIPS64(TM)-based cores -- 5-stage pipeline allows most instructions to execute in one cycle -- Coprocessor 2 (COP2) interface The MIPS32 4KE family currently includes the 4KEp(TM) core, which consists of the base configuration; the 4KEm(TM), which features a fast multiplier; and the 4KEc(TM), which features a fast multiplier as well as a memory management unit with a translation lookaside buffer (TLB).
IDT's RC32364 implements a large and efficient two-way associative lockable cache memory; a highly flexible 64-bit-compatible memory management unit (MMU) with a full, 32-page translation lookaside buffer (TLB) for fast virtual-to-physical address decoding; and a low-cost, flexible external bus.
Additionally, the processor features 16KB instruction cache, 16KB data cache, and a flexible memory management unit (MMU) having a large, fully associative translation lookaside buffer (TLB).
The memory management unit has a shared address translation unit with a unified, 4-way 64 entry translation lookaside buffer (TLB) and 603e compatible software refill.
The VR4300 has a high-performance memory management unit (MMU) with a 32 double-entry translation lookaside buffer (TLB) to enable full functionality of future complex media library software for advanced interactive environments.
In addition, an on-chip memory management unit is included that contains a fully associative translation lookaside buffer (TLB).

Home  |  Help  |  About  |  What's New?  |  Suggest new acronym  |  Link to Us  |  Search Tools  |  Press
State Abbreviations  |  Partners  |  Contributors  |  Return Links  |  Statistics  |  Fun Buzzword Acronyms!  |  Read the AF Blog

All trademarks/service marks referenced on this site are properties of their respective owners.
The Acronym Finder is ©1988-2012, Acronym Finder, All Rights Reserved.  Feedback
Terms of usage   |  Licensing info  |  Advertising info  |  Privacy Policy  |  Site Map