This definition appears very rarely
and is found in the following Acronym Finder categories:
See other meanings of SP
We have 191 other definitions for SP
in our Acronym Attic
Samples in periodicals archive:
Easier to integrate than dedicated Java CPUs or co-processors and portable to any semiconductor foundry and design environment, JVX technology functions as a hardware accelerator attached to the native system processor, and can increase Java-based system performance up to 15X.
0 uses the 3D capabilities of OpenGL graphics accelerators to handle rendering algorithms such as hidden surface removal, Z-buffering, shadow calculations and polygon coordinate calculation -- tasks which normally would be handled by the main system processor.
The architecture exploits multiple levels of parallelism: * task-level parallelism between the system processor, DSP processor and DPU * data-level parallelism (DLP) with multiple lanes executing the same instructions on different data in parallel * instruction-level parallelism (ILP) via very long instruction word (VLIW) driving multiple arithmetic logic units (ALUs) per lane * sub-word single instruction multiple data (SIMD) in which each ALU can operate on multiple operands On the DPU, a kernel function runs identically on every lane processing different data.
DRC has developed unique patented technology to let the programmable hardware communicate in a true tightly-coupled co-processing environment with the system processors," said Larry Laurich, president and CEO of DRC Computer Corporation.
The CS4961XX audio system processor series are designed to combine sophisticated digital audio processing with the popular CobraNet digital audio network technology for cost-sensitive networked digital audio products.
BERLIN -- LSI Logic, a leader in innovative media processing technologies for the digital home, today announced that its family of third-generation DoMiNo(R) DVD recorder system processors will be among the first integrated circuit solutions to receive DivX Ultra Certification.
With dedicated hardware and rate control algorithms tailored to high-resolution live video encoding, the new MPEG104+ module supports up to four live camera inputs at a time and enables a lower-end system processor or up to four MPEG104+ modules to be used in a single system (supporting up to 16 cameras).
The CS4961XX audio system processor series, which currently includes the CS496102, the CS496112 and the CS496122, combines the power of a 120-MIPS audio-optimized 32-bit DSP along with a CobraNet communications processor, all on a single chip.