This definition appears very rarely
and is found in the following Acronym Finder categories:
- Information technology (IT) and computers
See other meanings of PSB
We have 280 other definitions for PSB
in our Acronym Attic
Samples in periodicals archive:
The base platform of the SAS iBlade is an intelligent CompactPCI I/O processor featuring a PowerPC processor, up to 1GB SDRAM, two PCI Telecom Mezzanine Card (PTMC) sites, dual Gigabit Packet Switched Backplane (PICMG 2.
16 CompactPCI Packet Switched Backplane (cPSB) specification and includes dual 10/100/1000 Ethernet interfaces to the backplane to support both the single node and high-availability dual node configurations without affecting on-board performance or throughput.
These channels can be accessed via standard RJ45 jacks or routed to the backplane to support Ethernet Packet Switched Backplane (PICMG 2.
family of Netra(TM) CP2040/CP2060/CP2080 processors, rendering these high-performance carrier-grade platforms Compact Packet Switched Backplane (cPSB) compliant.
BUSINESS WIRE)--March 18, 2002 GNP, a leader in engineering, manufacturing and systems integration services for the embedded control and communications industry, today announced that its ComputeNode3U(TM) multi-slot CompactPCI(R) (cPCI) solution now offers a custom Compact Packet Switched Backplane (cPSB(TM)) featuring dual embedded half-slot Ethernet switches.
22, 2002 Communications controller delivers T1/E1/J1 connectivity to Ethernet backplanes Interphase Corporation (NASDAQ: INPH), an international supplier of next-generation networking technologies, today announced the release of the 1635 T1/E1/J1 CompactPCI Packet Switched Backplane (CPSB) Communications Controller - the industry's most advanced CPSB T1/E1/J1 controller for telecommunications applications.
16 compact Packet Switched Backplane (cPSB) standard, as customers are demanding greater throughput than today's CompactPCI(R) systems can deliver.
16 working group that is defining the compact Packet Switched Backplane (cPSB) architecture is chaired by John Peters, vice president of hardware engineering for Performance Technologies.