What does MC stand for?

Memory Controller

This definition appears very rarely and is found in the following Acronym Finder categories:

Information technology (IT) and computers

Other Resources:

<< Previous	Abbreviation Database Surfer		Next >>
medicine chest Medium Capacity Medium Coeli Megacycle (now megahertz) Member of Congress Member of the Cosâ (parliament of Talossa microstate) Memorandum to Cabinet (Canada) Memory Card Memory Cell Memory Clear (calculator button)		Mendeleev Communications Meningococcal Menninger Clinic (Houston, TX) Mennonite Conference Mensis Currentis (of Current Month) Menstrual Cramps Menstrual Cycle Mentally Challenged Mercedes College (Adelaide, South Australia) Merchant Copy

Samples in periodicals archive:

Byline: datta03 The silicon intellectual property (IP) provider, Evatronix SA, today announced its NAND Flash memory controller has been updated to meet the latest specifications of the Open NAND Flash interface (ONFi) and now fully supports the newest High Speed NAND Flash.

UNited States : Evatronix Announces ONFi 2.2 High-Speed Interface ...

Intel has already moved the memory controller inside the processor, and later this year plans to integrate graphics in a two-chip package it plans to start shipping later this year.

Nvidia, Intel reach SLI pact, but still clash over Nehalem

The platform integrates a graphics processor and memory controller onto the Atom processor.

Intel: New Atom chips set for release later this year

Nasdaq NM: CRAY) has selected its Databahn memory controller intellectual property (IP) cores and MMAV verification IP software for next-generation supercomputer product development.

Cray implements Denali's Databahn memory controller cores, uses MMAV ...

It started us thinking 'could it be interesting to build a memory controller that could attach to the Intel processor to ease the scalar processor burden of having to deal with vector applications'," he said.

SGI Sheds More Light on Multi-Paradigm Computing

Each microprocessor subcircuit uses a dedicated memory controller to interface to its 1GB block of PC133 SDRAM main memory.

Timing driven floor planning: how to minimize interconnect delays, ...

Forward-Looking Royalty Rates Established for DRAMs and Memory Controllers LOS ALTOS, Calif.

Rambus Reaches Tentative Settlement With European Commission

Byline: Mamta03 Sun and Fujitsu on Tuesday announced new quad-core Sparc64 VII processors and an enhanced memory controller for the Sparc Enterprise server line.

United States : Sun and Fujitsu update Sparc64 VII chips