Printer friendly
New search features  |  Acronym Blog
Google Toolbar button
Add to Google Home Page
Add Acronym Finder search to IE7
Free tools

Acronym Finder logo: click for home page
abbreviation to define
  

Examples: NFL, NASA, PSP, HIPAA, random
Word(s) in meaning: chat  "global warming"
Postal codes: USA: 81657, Canada: T5A 0A7

Save this page to del.icio.us  Save this page to Yahoo  Stumble It!  Digg this!  submit to Reddit  post to Facebook  add to Google Personal Home Page  add to your favorites/bookmarks

What does ILP stand for?

Instruction-Level Parallelism


Suggest new definition

This definition appears very rarely

See other meanings of ILP

Other Resources:

Link/Page Citation...

<< PreviousAbbreviation Database SurferNext >>
Industrial Liaison Program
Information Leakage Prevention (IT security)
Information Led Policing
Information Lifecycle Protection (data management)
Information Literacy Program (various locations)
Initial Learning Program
Initial List Price
Injection-Locking Process
Institut Latihan Perindustrian (Malaysia)
Instituto Libertad Y Progreso (Spanish: Institute for Liberty and Progress; Bogotá, Colombia)
Integer Linear Program
Integral Life Practice
Integrated Layer Processing
Integrated Leadership Program
Integrated Logistics Panel
Integrated Logistics Plan
Integrative Learning Project (various organizations)
Internal Logistics Project
International Library of Poetry
International Lithosphere Program



Samples in periodicals archive:
The architecture exploits multiple levels of parallelism: * task-level parallelism between the system processor, DSP processor and DPU * data-level parallelism (DLP) with multiple lanes executing the same instructions on different data in parallel * instruction-level parallelism (ILP) via very long instruction word (VLIW) driving multiple arithmetic logic units (ALUs) per lane * sub-word single instruction multiple data (SIMD) in which each ALU can operate on multiple operands On the DPU, a kernel function runs identically on every lane processing different data.
35mW/MHz by efficiently supporting instruction-level parallelism and data-level parallelism.
This enables Secure64 to capitalize on the chip's large register sets and high instruction-level parallelism to significantly boost network performance.

Home  |  Help  |  About  |  What's New?  |  Suggest new acronym  |  Link to Us  |  Search Tools  |  Press
State Abbreviations  |  Partners  |  Contributors  |  Return Links  |  Statistics  |  Fun Buzzword Acronyms!  |  Read the AF Blog

All trademarks/service marks referenced on this site are properties of their respective owners.
The Acronym Finder is ©1988-2012, Acronym Finder, All Rights Reserved.  Feedback
Terms of usage   |  Licensing info  |  Advertising info  |  Privacy Policy  |  Site Map