What does DSM stand for?

Deep Submicron

This definition appears very rarely

Other Resources:

<< Previous	Abbreviation Database Surfer		Next >>
DCs and SMs Management (Sprint) De Nederlandse Staatsmijnen (Dutch State Mines; chemical company) De Silva Michel (library; Morocco) Dead Skin Mask (band) Deceased Service Member (US DoD) Decision Support Matrix Decision Synchronization Matrix Déclaration de Situation Mensuelle (French: Monthly Situation Statement) Decomposition Storage Model Dedicated Security Mode		Defense Suppression Missile Degradable Starch Microsphere Delta-Sigma Modulator Demand Side Management Déménagement-Services-Manutentions (French moving services company) Democratic Services Manager (UK) Democratic Socialist Movement (Namibia) Department of Standards Malaysia Department of Strategic Management (various organizations) Dependency Structure Matrix

Samples in periodicals archive:

has announced the extension of its long-term relationship with ST Microelectronics through the signing of a multi-million dollar, multi-year agreement to provide design tools for the development of deep submicron (0.

CADENCE BOOSTS ST MICROELECTRONICS' DESIGN CAPABILITY

Stanza, one of the new breed of deep submicron design tool companies, was founded in 1996 by Chenmin Hu, the company's president, and has just six employees.

Synopsys Acquires Stanza for Deep Submicron Tools

Gifu, Japan) has adopted Ultima's delay calculator, Millennium(TM), as part of its deep submicron design flow.

SANYO USES ULTIMA'S DELAY CALCULATOR FOR DEEP SEMICRON TIMING

The tools are being used as part of Procket's post-synthesis design flow for a deep submicron process.

Procket Networks Purchases Multiple Licenses of Sapphire's ...

The measurement results will enable ENSERG/LPCS's industrial customers to obtain accurate insight into deep submicron noise characteristics and generate more accurate noise models at ever-smaller process geometries.

ENSERG/LPCS Selects BTA Technology to Improve Customers' Mixed-Signal ...

is a pioneer in the new market for deep submicron full-chip interconnect verification.

Simplex Research Team Awarded Patent for Coupling Capacitance ...

Nasdaq:ASPC), an innovator of productivity solutions for the Electronic Design Automation (EDA) and Product Data Management (PDM) markets, announces the first available technology to address statistically-based worst case interconnect modeling for deep submicron designs.

Aspec Technology Rolls Out New EDA Software Tools; First Tools to ...

27, 1999-- Heralded 909 Design Project to Rely on Cadence's Front-to-Back Flow for High-Speed, Deep Submicron Designs Cadence Design Systems, Inc.

China's Leading IC Design Center Chooses Cadence for Deep Submicron ...