What does CM stand for?

Cache Miss

This definition appears very rarely and is found in the following Acronym Finder categories:

Information technology (IT) and computers

Other Resources:

<< Previous	Abbreviation Database Surfer		Next >>
Children Learning and Young People (Coventry, UK) Calabozo Airport (Venezula) Chailey Learning Zone (UK) Count Leading Zero (hardware design) craft landing zone (US DoD) cushion landing zone (US DoD) (USN Rating) Construction Mechanic C Major (scale) C Minor (scale) Cable Modem		Call Manager Call Me Call Menu Camera Module Cameroon Camp Mivoden (Hayden, ID) Camp Murray (Washington) Campus Ministry (various schools) Candidate Material Capability Manager

Samples in periodicals archive:

When the probability of cache miss is bigger as [gamma]=0.

A caching scheme for session setup in IMS network

In a Northstar processor, an L1 cache miss eats up a minimum of five cycles, but switching to another instruction stream only takes three cycles.

IBM Leaks Some Details on Fall RS/6000 Line-up

These performance and scaling benefits permit larger key spaces to be supported by a single server and decrease cache miss rates thereby reducing load on backend database servers.

Virident Unveils GreenCloud Server Family

The large data set with low locality of reference results in high data cache miss rates and low (less than 30%) effective utilization of a single-threaded processor.

Lexra Announces Highest Performance 32-bit RISC Processor For New ...

The system uses adaptive cache algorithms that help to decrease the cache miss rate, all of which ultimately require statistical feedback, such as most frequently-accessed documents, most frequently-requested search terms, etc.

Quepasa Announces Agreement to Acquire Vayala Corp.; Represents ...

For most embedded systems, the cache miss rate is even bigger than 1%.

Lexra Announces the LX4380 Breaks Another Speed Limit for 32-bit ...

The ARM10TDMI core employs parallel instruction execution, branch prediction, and the ability to continue executing in the presence of a cache miss to achieve high performance on real applications.

ARM Announces Its Next Generation ARM10 Thumb Family Processors

Through a visual and intuitive tuning methodology the programmer can also profile a processor event, such as a cache miss, and study code down to the microarchitectural level.

Intel's chairman and CEO demonstrates high-performance Java ...